Senior Digital Signal Processing (DSP) Engineer
Company DescriptionJoin SEAKR Engineering, a leading-edge provider of advanced electronics for space applications.
Pushing the boundaries of technology on a mission to change the world for the better from space.
Job DescriptionCandidate will have thorough knowledge of Digital Signal Processing (DSP) concepts including RF Comms, Synchronization, and high speed ADC and DAC systems.
Candidate will have experience implementing DSP algorithms in hardware including:
Algorithm prototyping in MATLAB or similar language Determining precision and dynamic range Algorithm validation using hardware co-simulation or C/C+
bit true modeling FPGA or ASIC implementation in Verilog or VHDL Candidate will have a demonstrated ability to support a project through all aspects of the design phase including system architecture, algorithm exploration and trade studies, design reviews, implementation, lab verification, and delivery.
Candidate will have experience mentoring and providing oversight of DSP Engineers and/or implementation team.
Clear written and verbal communication skills are required to support design team and customer meetings.
QualificationsBSEE with at least 10 years of experience is required, MSEE preferred.
Desired experience in:
Image processing Software Defined Radio Channelization/Reconstruction Array processing Radar Active TS security clearance is a plus.
Additional InformationCompensation:
Base pay range is $120,000-160,000 depending on qualifications.
SEAKR has very rich medical, dental and vision insurance plans, along with a generous 401(k) retirement plan.
In addition to base salary, employees are eligible for a year-end bonus.
SEAKR offers a variety of paid leave, such as vacation, sick, bereavement, and FMLA.
SEAKR is an Equal Opportunity Employer - All your information will be kept confidential according to EEO guidelines.
US Citizenship Required#priority1 Recommended Skills Algorithms C+
(Programming Language) Coaching And Mentoring Communication Digital Signal Processing Fpga Estimated Salary: $20 to $28 per hour based on qualifications.
Pushing the boundaries of technology on a mission to change the world for the better from space.
Job DescriptionCandidate will have thorough knowledge of Digital Signal Processing (DSP) concepts including RF Comms, Synchronization, and high speed ADC and DAC systems.
Candidate will have experience implementing DSP algorithms in hardware including:
Algorithm prototyping in MATLAB or similar language Determining precision and dynamic range Algorithm validation using hardware co-simulation or C/C+
bit true modeling FPGA or ASIC implementation in Verilog or VHDL Candidate will have a demonstrated ability to support a project through all aspects of the design phase including system architecture, algorithm exploration and trade studies, design reviews, implementation, lab verification, and delivery.
Candidate will have experience mentoring and providing oversight of DSP Engineers and/or implementation team.
Clear written and verbal communication skills are required to support design team and customer meetings.
QualificationsBSEE with at least 10 years of experience is required, MSEE preferred.
Desired experience in:
Image processing Software Defined Radio Channelization/Reconstruction Array processing Radar Active TS security clearance is a plus.
Additional InformationCompensation:
Base pay range is $120,000-160,000 depending on qualifications.
SEAKR has very rich medical, dental and vision insurance plans, along with a generous 401(k) retirement plan.
In addition to base salary, employees are eligible for a year-end bonus.
SEAKR offers a variety of paid leave, such as vacation, sick, bereavement, and FMLA.
SEAKR is an Equal Opportunity Employer - All your information will be kept confidential according to EEO guidelines.
US Citizenship Required#priority1 Recommended Skills Algorithms C+
(Programming Language) Coaching And Mentoring Communication Digital Signal Processing Fpga Estimated Salary: $20 to $28 per hour based on qualifications.
|
|
 | |
